Circuit layout

J. Soukup

doi:10.1109/proc.1981.12167

journal article Jan 01, 1981

Circuit layout

J. Soukup

Proceedings of the IEEE Vol. 69 No. 10 pp. 1281-1304 · Institute of Electrical and Electronics Engineers (IEEE)

View at Publisher Save 10.1109/proc.1981.12167

Topics

No keywords indexed for this article. Browse by subject →

References

50

[1]

chaudhuri "An ecological approach to wire routing" Proc 1979 IEEE Int Symp Circuits and Systems (1979)

[2]

breuer "Min-cut placement" J Des Automat Fault Tolerant Comput (1977)

[3]

J Des Automat Fault-Tolerant Comput (1978)

[4]

10.1145/800146.804809

[5]

hansn "Some experimental results on placement techniques" Proc 13th Design Automation Conf (1973)

[6]

yoshimura Efficient algorithms for channel routing (1980)

[7]

soukup "Electronic circuit layout algorithm" Telesis (1980)

[8]

soukup "Routing in theory and practice" Proc 1st Annu Conf Computer Graphics in CAD/CAM Systems (1979)

[9]

nan "A method for automatic wiring of LSI chips" Proc IEEE Int Symp Circuits and Systems (1978)

[10]

10.1109/dac.1978.1585154

[11]

eichelberger "A logic design structure for LSI testability" Proc 14th Design Automation Conf (1977)

[12]

10.1002/j.1538-7305.1970.tb01770.x

[13]

10.1109/dac.1979.1600153

[14]

schweikert "Partitioning circuit layout" Proc 9th Annu Design Automation Workshop (1972)

[15]

heyns "A line expansion algorithm for the general routing problem with a guaranteed solution" Proc 17th Design Automation Conf (1980)

[16]

10.1145/800260.809014

[17]

10.1145/800146.804818

[18]

akers private communication (1976)

[19]

10.1109/dac.1979.1600081

[20]

sato "A method of specifying the relative locations between blocks in a routing program for building block LSI" Proc 1979 IEEE Int Symp Circuit) and Systems (1979)

[21]

J Des Automat Fault-Tolerant Comput (1978)

[22]

10.1109/t-c.1974.224054

[23]

10.1145/62882.62897

[24]

10.1145/62882.62894

[25]

IEEE International Symposium on Circuits and Systems the symposium is held each year in July and it has a session on Design Automation (1981)

[26]

1979 IEEE Inter Symposium on Circuits and Systems

[27]

sadowska "A new approach to two layer routing" Proc IEEE Int Symp Circuits and Systems (1981)

[28]

[29]

loosemore "Automated layout of integrated circuits" Proc 1979 IEEE Int Symp Circuits and Systems (1979)

[30]

10.1287/opre.28.4.969

[31]

10.1109/tec.1961.5219222

[32]

10.1145/800146.804843

[33]

[34]

persky "LTX-A minicomputer-based system for automatic LSI layout" J Des Automat Fault-Tolerant Comput (1977)

[35]

schweikert "A 2-dimensional placement algorithm for the layout of electrical circuits" Proc Design Automatic Conf (1976) 10.1145/800146.804841

[36]

hanan Net wiring for large scale integrated circuits (1965)

[37]

10.1109/dac.1979.1600152

[38]

rubin "A comparison of wire spreading metrics for printed circuit routing" J Des Automat Fault-Tolerant Comput (1978)

[39]

10.1109/dac.1979.1600080

[40]

soukup "On hierarchical routing" J Digital Systems (1981)

[41]

10.1145/800158.805069

[42]

mead Introduction to VLSI (1980)

[43]

Journal of Digital Systems (1979)

[44]

krambeck "Top down design of a one chip 32 bit CPU" VLSI '81 Conf (1981)

[45]

bollinger "A mature DA system for PC layout" Proc 1st Int Printed Circuit Conf (1979)

[46]

10.1109/dac.1980.1585286

[47]

breuer "A hardware router" J Digital Syst (1980)

[48]

10.1109/dac.1978.1585171

[49]

J Des Automat Fault-Tolerant Comput (1978)

[50]

wiesel "An efficient channel model for building block LSI" Proc 1981 IEEE Int Symp Circuits and Systems (1981)

Metrics

127

Citations

50

References

Details

Published: Jan 01, 1981
Vol/Issue: 69(10)
Pages: 1281-1304
License: View

Authors

J

J. Soukup

Cite This Article

J. Soukup (1981). Circuit layout. Proceedings of the IEEE, 69(10), 1281-1304. https://doi.org/10.1109/proc.1981.12167

Circuit layout

You May Also Like