CBDC-PUF: A Novel Physical Unclonable Function Design Framework Utilizing Configurable Butterfly Delay Chain Against Modeling Attack

Yanjiang Liu; Junwei Li; Tongzhou Qu; Zibin Dai

doi:10.1145/3588435

journal article Sep 08, 2023

CBDC-PUF: A Novel Physical Unclonable Function Design Framework Utilizing Configurable Butterfly Delay Chain Against Modeling Attack

Yanjiang Liu

Junwei Li

Tongzhou Qu

Zibin Dai

ACM Transactions on Design Automation of Electronic Systems Vol. 28 No. 5 pp. 1-17 · Association for Computing Machinery (ACM)

View at Publisher Save 10.1145/3588435

Abstract

Physical unclonable function (PUF) is a promising security-based primitive, which provides an extremely large number of responses for key generation and authentication applications. Various PUFs have been developed as central building blocks in cryptographic protocols and security architectures, however, the existing PUFs and their improvements are still vulnerable to modeling attacks (MA) with refined machine learning algorithms. In this article, a configurable butterfly delay chain-based PUF design framework is proposed to meet the requirements of randomness, reliability, uniqueness, and MA-resistance metrics. A configurable butterfly delay chain is introduced to create multiple pairs of symmetric paths and a strong PUF relying on the intrinsic delay fluctuations of two identical paths is built. Furthermore, a secure hash function is used to insert non-linearities into the PUF, and a BCH-based error correction algorithm is utilized to recover the actual responses under noisy environments. The proposed PUF is implemented on Xilinx FPGAs and three machine learning algorithms are used to evaluate the resistance against MA. Experimental results show that the randomness, reliability, and uniqueness of the proposed PUF are close to the ideal value (49.6%, 99.9%, and 49.9%, respectively), and the prediction accuracy reaches 50% that indicating a desirable resilient to MA.

Topics

No keywords indexed for this article. Browse by subject →

References

58

[1]

10.1109/tifs.2021.3051801

[2]

10.1109/tvlsi.2005.859470

[3]

10.1109/tmag.2021.3102838

[4]

10.1109/tc.2017.2749226

[5]

10.1145/1502781.1502786

[6]

10.5555/2755753.2755901

[7]

10.1109/access.2020.3021205

[8]

10.1109/fpl.2007.4380646

[9]

10.1109/jiot.2020.3032518

[10]

10.1109/hst.2012.6224311

[11]

10.1109/candar.2016.0115

[12]

10.1109/sp.2012.12

[13]

10.1109/ted.2020.2976632

[14]

Intrinsic ID 2023. Physical unclonable function IP. Retrieved January 2023 from https://www.intrinsic-id.com.

[15]

Xilinx 2023. Physically unclonable function in Zynq UltraScale+ devices. Retrieved January 2023 from https://www.xilinx.com.

[16]

10.1109/access.2021.3117444

[17]

10.1109/tetc.2015.2474741

[18]

10.1109/iscas.2019.8702721

[19]

10.1109/jiot.2020.3035697

[20]

Sergey Morozov, Abhranil Maiti, and Patrick Schaumont. 2009. A comparative analysis of delay based PUF implementations on FPGA. IACR Cryptology ePrint Archive 2009 (012009), 629.

[21]

10.1587/elex.14.20170551

[22]

10.1109/hst.2008.4559053

[23]

10.1109/tcad.2020.3032624

[24]

10.1109/jetcas.2021.3075767

[25]

10.1109/tifs.2018.2870835

[26]

10.1109/iscas.2018.8351487

[27]

10.1145/3393628

[28]

10.1109/tcad.2017.2740296

[29]

10.1109/jiot.2021.3090475

[30]

10.1109/vlsic.2004.1346548

[31]

10.1109/desec.2017.8073845

[32]

10.1109/tifs.2013.2279798

[33]

10.1109/test.2008.4700636

[34]

Ulrich Rührmair, Xiaolin Xu, Jan Sölter, Ahmed Mahmoud, Mehrdad Majzoobi, Farinaz Koushanfar, and Wayne Burleson. 2014. Efficient power and timing side channels for physical unclonable functions. In Cryptographic Hardware and Embedded Systems – CHES 2014. Lejla Batina and Matthew Robshaw (Eds.), Springer Berlin Heidelberg, Berlin, 476–492.

[35]

10.1109/tcsi.2017.2729941

[36]

10.1109/access.2021.3117240

[37]

10.1109/tifs.2016.2524666

[38]

10.1109/tmscs.2018.2877737

[39]

10.1109/fpt.2014.7082813

[40]

10.1109/cjece.2016.2521877

[41]

10.1109/tifs.2011.2165540

[42]

10.1145/1867635.1867644

[43]

10.1109/ises52644.2021.00022

[44]

10.1109/ats.2015.28

[45]

10.1109/iscas.2018.8351052

[46]

10.1109/aspdac.2013.6509668

[47]

10.1109/dsd.2017.69

[48]

10.1109/icscs.2009.5412598

[49]

10.1109/fdtc.2011.18

[50]

10.1109/iceiec.2016.7589684

Showing 50 of 58 references

Metrics

7

Citations

58

References

Details

Published: Sep 08, 2023
Vol/Issue: 28(5)
Pages: 1-17
License: View

Authors

Y

Yanjiang Liu

Information Engineering University

J

Junwei Li

Information Engineering University

T

Tongzhou Qu

Information Engineering University

Z

Zibin Dai

Information Engineering University

Cite This Article

Yanjiang Liu, Junwei Li, Tongzhou Qu, et al. (2023). CBDC-PUF: A Novel Physical Unclonable Function Design Framework Utilizing Configurable Butterfly Delay Chain Against Modeling Attack. ACM Transactions on Design Automation of Electronic Systems, 28(5), 1-17. https://doi.org/10.1145/3588435

CBDC-PUF: A Novel Physical Unclonable Function Design Framework Utilizing Configurable Butterfly Delay Chain Against Modeling Attack

You May Also Like