journal article
Open Access
Aug 08, 2024
Natural Language Processing for Hardware Security: Case of Hardware Trojan Detection in FPGAs
Abstract
Field-programmable gate arrays (FPGAs) offer the inherent ability to reconfigure at runtime, making them ideal for applications such as data centers, cloud computing, and edge computing. This reconfiguration, often achieved through remote access, enables efficient resource utilization but also introduces critical security vulnerabilities. An adversary could exploit this access to insert a dormant hardware trojan (HT) into the configuration bitstream, bypassing conventional security and verification measures. To address this security threat, we propose a supervised learning approach using deep recurrent neural networks (RNNs) for HT detection within FPGA configuration bitstreams. We explore two RNN architectures: basic RNN and long short-term memory (LSTM) networks. Our proposed method analyzes bitstream patterns, to identify anomalies indicative of malicious modifications. We evaluated the effectiveness on ISCAS 85 benchmark circuits of varying sizes and topologies, implemented on a Xilinx Artix-7 FPGA. The experimental results revealed that the basic RNN model showed lower accuracy in identifying HT-compromised bitstreams for most circuits. In contrast, the LSTM model achieved a significantly higher average accuracy of 93.5%. These results demonstrate that the LSTM model is more successful for HT detection in FPGA bitstreams. This research paves the way for using RNN architectures for HT detection in FPGAs, eliminating the need for time-consuming and resource-intensive reverse engineering or performance-degrading bitstream conversions.
Topics
No keywords indexed for this article. Browse by subject →
References
49
[1]
Rajput, S., Dofe, J., and Danesh, W. (2023, January 5–7). Automating Hardware Trojan Detection Using Unsupervised Learning: A Case Study of FPGA. Proceedings of the 2023 24th International Symposium on Quality Electronic Design (ISQED), San Francisco, CA, USA.
10.1109/isqed57927.2023.10129335
[2]
Elnawawy, M., Farhan, A., Nabulsi, A.A., Al-Ali, A., and Sagahyroon, A. (2019, January 10–12). Role of FPGA in Internet of Things Applications. Proceedings of the 2019 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT), Ajman, United Arab Emirates.
10.1109/isspit47144.2019.9001747
[3]
Fahmy, S.A., Vipin, K., and Shreejith, S. (December, January 30). Virtualized FPGA Accelerators for Efficient Cloud Computing. Proceedings of the 2015 IEEE 7th International Conference on Cloud Computing Technology and Science (CloudCom), Vancouver, BC, Canada.
10.1109/cloudcom.2015.60
[4]
Zeitouni, S., Vliegen, J., Frassetto, T., Koch, D., Sadeghi, A.R., and Mentens, N. (2021, January 9–12). Trusted Configuration in Cloud FPGAs. Proceedings of the 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Orlando, FL, USA.
10.1109/fccm51124.2021.00036
[5]
Monmasson "System-on-Chip FPGA Devices for Complex Electrical Energy Systems Control" IEEE Ind. Electron. Mag. (2022) 10.1109/mie.2021.3052179
[6]
Abdelfattah "Design and Applications for Embedded Networks-on-Chip on FPGAs" IEEE Trans. Comput. (2017) 10.1109/tc.2016.2621045
[7]
Mattioli "FPGAs in Client Compute Hardware: Despite Certain Challenges, FPGAs Provide Security and Performance Benefits over ASICs" Queue (2022) 10.1145/3512327
[8]
Koch, D., Hannig, F., and Ziener, D. (2016). FPGA Versus Software Programming: Why, When, and How?. FPGAs for Software Programmers, Springer International Publishing.
10.1007/978-3-319-26408-0
[9]
(2024, March 22). Deep Dive into Alibaba Cloud F3 FPGA as a Service Instances. Available online: https://www.alibabacloud.com/blog/deep-dive-into-alibaba-cloud-f3-fpga-as-a-service-instances_594057.
[10]
(2024, March 20). Amazon EC2 F1 Instances. Available online: https://aws.amazon.com/ec2/instance-types/f1.
[11]
Magyari, A., and Chen, Y. (2022). Review of state-of-the-art FPGA applications in IoT Networks. Sensors, 22.
10.3390/s22197496
[12]
Krautter "Mitigating Electrical-Level Attacks towards Secure Multi-Tenant FPGAs in the Cloud" ACM Trans. Reconfig. Technol. Syst. (2019) 10.1145/3328222
[13]
Sunkavilli, S., Zhang, Z., and Yu, Q. (2021, January 7–9). New Security Threats on FPGAs: From FPGA Design Tools Perspective. Proceedings of the 2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Tampa, FL, USA.
10.1109/isvlsi51109.2021.00058
[14]
Zhang "A Comprehensive FPGA Reverse Engineering Tool-Chain: From Bitstream to RTL Code" IEEE Access (2019) 10.1109/access.2019.2901949
[15]
Trimberger, S., and McNeil, S. (2017, January 3–5). Security of FPGAs in data centers. Proceedings of the 2017 IEEE 2nd International Verification and Security Workshop (IVSW), Rhodes Island, Greece.
10.1109/ivsw.2017.8031556
[16]
Cho "Towards Bidirectional LUT-level Detection of Hardware Trojans" Comput. Secur. (2021) 10.1016/j.cose.2021.102223
[17]
Krieg, C., Wolf, C., and Jantsch, A. (2016, January 7–10). Malicious LUT: A stealthy FPGA Trojan injected and triggered by the design flow. Proceedings of the 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, USA.
10.1145/2966986.2967054
[18]
Elnaggar "Learning Malicious Circuits in FPGA Bitstreams" IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (2022) 10.1109/tcad.2022.3190771
[19]
Bhunia "Protection Against Hardware Trojan Attacks: Towards a Comprehensive Solution" IEEE Des. Test (2013) 10.1109/mdt.2012.2196252
[20]
Mal-Sarkar, S., Krishna, A., Ghosh, A., and Bhunia, S. (2014, January 21–23). Hardware trojan attacks in FPGA devices: Threat analysis and effective counter measures. Proceedings of the 24th Edition of the Great Lakes Symposium on VLSI, Houston, TX, USA.
10.1145/2591513.2591520
[21]
Altherr, R. (2023, December 30). Unpacking Xilinx 7-Series Bitstreams: Part 1. Available online: https://www.kc8apf.net/2018/05/unpacking-xilinx-7-series-bitstreams-part-1.
[22]
(2023, October 30). AMD Adaptive Computing Documentation Portal—docs.xilinx.com. Available online: https://docs.xilinx.com/r/en-US/ug470_7Series_Config.
[23]
Afshine Amidi, S.A. (2023, November 10). Recurrent Neural Networks Cheatsheet. Available online: https://stanford.edu/~shervine/teaching/cs-230/cheatsheet-recurrent-neural-networks.
[24]
Torrance, R., and James, D. (2011, January 5–9). The state-of-the-art in semiconductor reverse engineering. Proceedings of the 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC), San Diego, CA, USA.
10.1145/2024724.2024805
[25]
Shiyanovskii, Y., Wolff, F., Rajendran, A., Papachristou, C., Weyer, D., and Clay, W. (2010, January 15–18). Process reliability based trojans through NBTI and HCI effects. Proceedings of the 2010 NASA/ESA Conference on Adaptive Hardware and Systems, Anaheim, CA, USA.
10.1109/ahs.2010.5546257
[26]
Bao "On Reverse Engineering-Based Hardware Trojan Detection" IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (2016) 10.1109/tcad.2015.2488495
[27]
Hoque, T., Cruz, J., Chakraborty, P., and Bhunia, S. (2018, January 15–17). Hardware IP Trust Validation: Learn (the Untrustworthy), and Verify. Proceedings of the 2018 IEEE International Test Conference (ITC), Harbin, China.
10.1109/test.2018.8624727
[28]
Nguyen "Creating a Backscattering Side Channel to Enable Detection of Dormant Hardware Trojans" IEEE Trans. Very Large Scale Integr. (VLSI) Syst. (2019) 10.1109/tvlsi.2019.2906547
[29]
Bao, C., Forte, D., and Srivastava, A. (2014, January 3–5). On application of one-class SVM to reverse engineering-based hardware Trojan detection. Proceedings of the Fifteenth International Symposium on Quality Electronic Design, Santa Clara, CA, USA.
10.1109/isqed.2014.6783305
[30]
Bhunia, S., and Tehranipoor, M.M. (2018). Reverse Engineering-Based Hardware Trojan Detection. The Hardware Trojan War: Attacks, Myths, and Defenses, Springer International Publishing.
10.1007/978-3-319-68511-3
[31]
Zhou, E.R., Li, S.Q., Chen, J.H., Ni, L., Zhao, Z.X., and Li, J. (2016, January 24–26). A Novel Detection Method for Hardware Trojan in Third Party IP Cores. Proceedings of the 2016 International Conference on Information System and Artificial Intelligence (ISAI), Hong Kong, China.
10.1109/isai.2016.0118
[32]
Lodhi, F.K., Hasan, S.R., Hasan, O., and Awwadl, F. (2017, January 27–31). Power profiling of microcontroller’s instruction set for runtime hardware Trojans detection without golden circuit models. Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE), Lausanne, Switzerland.
10.23919/date.2017.7927002
[33]
Huang "A Survey on Machine Learning Against Hardware Trojan Attacks: Recent Advances and Challenges" IEEE Access (2020) 10.1109/access.2020.2965016
[34]
Vakil, A., Behnia, F., Mirzaeian, A., Homayoun, H., Karimi, N., and Sasan, A. (2020, January 25–26). LASCA: Learning Assisted Side Channel Delay Analysis for Hardware Trojan Detection. Proceedings of the 2020 21st International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, USA.
10.1109/isqed48828.2020.9137007
[35]
Sumarsono, A., and Masters, Z. (2023, January 8–11). Application of LSTM Auto Encoder in Hardware Trojan Detection. Proceedings of the 2023 IEEE 13th Annual Computing and Communication Workshop and Conference (CCWC), Las Vegas, NV, USA.
10.1109/ccwc57344.2023.10099121
[36]
Kataria, J., Housley, R., Pantoga, J., and Cui, A. (2019, January 12–13). Defeating Cisco Trust Anchor: A Case-Study of Recent Advancements in Direct FPGA Bitstream Manipulation. Proceedings of the 13th USENIX Conference on Offensive Technologies, Santa Clara, CA, USA. WOOT’19.
[37]
Chakraborty "ProTro: A Probabilistic Counter Based Hardware Trojan Attack on FPGA Based MACSec Enabled Ethernet Switch" Proceedings of the Security, Privacy, and Applied Cryptography Engineering: 9th International Conference SPACE 2019, Gandhinagar, India, 3–7 December 2019 (2019) 10.1007/978-3-030-35869-3_12
[38]
Krautter "FPGAhammer: Remote voltage fault attacks on shared FPGAs, suitable for DFA on AES" IACR Trans. Cryptogr. Hardw. Embed. Syst. (2018) 10.46586/tches.v2018.i3.44-68
[39]
Johnson "Remote dynamic partial reconfiguration: A threat to Internet-of-Things and embedded security applications" Microprocess. Microsyst. (2017) 10.1016/j.micpro.2017.06.005
[40]
Chakraborty "Hardware Trojan insertion by direct modification of FPGA configuration bitstream" IEEE Des. Test (2013) 10.1109/mdt.2013.2247460
[41]
Swierczynski "FPGA Trojans through detecting and weakening of cryptographic primitives" IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (2015) 10.1109/tcad.2015.2399455
[42]
Swierczynski "Interdiction in practice—Hardware Trojan against a high-security USB flash drive" J. Cryptogr. Eng. (2017) 10.1007/s13389-016-0132-7
[43]
Heiner, J., Sellers, B., Wirthlin, M., and Kalb, J. (September, January 31). FPGA partial reconfiguration via configuration scrubbing. Proceedings of the 2009 International Conference on Field Programmable Logic and Applications, Prague, Czech Republic.
10.1109/fpl.2009.5272543
[44]
Chaudhuri "Diagnosis of Malicious Bitstreams in Cloud Computing FPGAs" IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (2023) 10.1109/tcad.2023.3272268
[45]
Zhao, M., and Suh, G.E. (2018, January 21–23). FPGA-Based Remote Power Side-Channel Attacks. Proceedings of the 2018 IEEE Symposium on Security and Privacy (SP), San Francisco, CA, USA.
10.1109/sp.2018.00049
[46]
Gnad, D.R.E., Oboril, F., and Tahoori, M.B. (2017, January 4–8). Voltage drop-based fault attacks on FPGAs using valid bitstreams. Proceedings of the 2017 27th International Conference on Field Programmable Logic and Applications (FPL), Ghent, Belgium.
10.23919/fpl.2017.8056840
[47]
Sugawara "Oscillator without a Combinatorial Loop and its Threat to FPGA in Data Center" Electron. Lett. (2019) 10.1049/el.2019.0163
[48]
Yu "Deep Learning-Based Hardware Trojan Detection With Block-Based Netlist Information Extraction" IEEE Trans. Emerg. Top. Comput. (2022) 10.1109/tetc.2021.3116484
[49]
Kumar, R., Jovanovic, P., Burleson, W., and Polian, I. (2014, January 23). Parametric Trojans for Fault-Injection Attacks on Cryptographic Hardware. Proceedings of the 2014 Workshop on Fault Diagnosis and Tolerance in Cryptography, Busan, Republic of Korea.
10.1109/fdtc.2014.12
Metrics
9
Citations
49
References
Details
- Published
- Aug 08, 2024
- Vol/Issue
- 8(3)
- Pages
- 36
- License
- View
Authors
Cite This Article
Jaya Dofe, Wafi Danesh, Vaishnavi More, et al. (2024). Natural Language Processing for Hardware Security: Case of Hardware Trojan Detection in FPGAs. Cryptography, 8(3), 36. https://doi.org/10.3390/cryptography8030036
Related
You May Also Like
Power Side-Channel Attack Analysis: A Review of 20 Years of Study for the Layman
Mark Randolph, William Diehl · 2020
152 citations
A Survey of Post-Quantum Cryptography: Start of a New Race
Duc-Thuan Dam, Thai-Ha Tran · 2023
132 citations
A Practical Performance Benchmark of Post-Quantum Cryptography Across Heterogeneous Computing Environments
Maryam Abbasi, Filipe Cardoso · 2025
34 citations
Lattice-Based Post-Quantum Public Key Encryption Scheme Using ElGamal’s Principles
Dana Sairangazhykyzy Amirkhanova, Maksim Iavich · 2024
16 citations