journal article Open Access Feb 19, 2023

Non-Identical Inverter Rings as an Entropy Source: NIST-90B-Verified TRNG Architecture on FPGAs for IoT Device Integrity

Mathematics Vol. 11 No. 4 pp. 1049 · MDPI AG
View at Publisher Save 10.3390/math11041049
Abstract
True random key generator (TRNG) architectures play a notable role in strengthening information security infrastructure. The development of new entropy sources based on reconfigurable hardware is always in demand, especially for the integrity of devices in IoT applications. TRNGs can be adopted for generating unique device IDs that form the data network in the IoT. A ring oscillator (RO) is an efficient entropy source which can be implemented on FPGAs or realised as ASIC hardware. This work proposes a non-identical RO array as an entropy source. The TRNG architecture, based on an increasing odd number of inverters per ring, was extensively studied. The various statistical and hardware analyses provided encouraging results for this reliable entropy unit. The suggested device-independent non-identical RO structure was implemented on five different types of FPGA hardware belonging to the Xilinx and Intel families, consuming 13 registers and nearly 15 combinational functions. This TRNG achieved a throughput of 3.5 Mbps. While the emergence of the Gaussian response evaluated true randomness, the NIST 800-90B and NIST 800-22 tests yielded good results in terms of the justification of randomness evolving from the proposed TRNG architecture.
Topics

No keywords indexed for this article. Browse by subject →

References
44
[1]
Thangamani "A Lightweight Cryptography Technique with Random Pattern Generation" Wirel. Pers. Commun. (2019) 10.1007/s11277-018-6092-8
[2]
Goswami "Generation of Automatic Variable Key under Various Approaches in Cryptography System" J. Inst. Eng. Ser. B (2013) 10.1007/s40031-013-0066-8
[3]
Perach "An Asynchronous and Low-Power True Random Number Generator Using STT-MTJ" IEEE Trans. Very Large Scale Integr. Syst. (2019) 10.1109/tvlsi.2019.2927816
[4]
Yao "Thermal Brownian Motion of Skyrmion for True Random Number Generation" IEEE Trans. Electron. Devices (2020) 10.1109/ted.2020.2989420
[5]
Hsueh "An ultra-low voltage chaos-based true random number generator for IoT applications" Microelectron. J. (2019) 10.1016/j.mejo.2019.03.013
[6]
Denis, T.S., and Johnson, S. (2007). Chapter 3—Random Number Generation, in Cryptography for Developers, Syngress.
[7]
Marouf "A Double Stage Implementation for 1-K Pseudo RNG using LFSR and TRIVIUM" J. Comput. Sci. Control Syst. (2018)
[8]
Al-Haija, Q.A., and Jebril, N.A. (2014, January 25–26). Implementing variable length Pseudo Random Number Generator (PRNG) with fixed high frequency (1.44 GHZ) via Vertix-7 FPGA family. Proceedings of the 2014 International Conference on Network Security and Communication Engineering (NSCE 2014), Hong Kong, China.
[9]
Garipcan "DESSB-TRNG: A novel true random number generator using data encryption standard substitution box as post-processing" Digit. Signal Process. (2022) 10.1016/j.dsp.2022.103455
[10]
Bakiri "Survey on hardware implementation of random number generators on FPGA: Theory and experimental analyses" Comput. Sci. Rev. (2018) 10.1016/j.cosrev.2018.01.002
[11]
Sönmez Turan, M., Barker, E., Kelsey, J., Boyle, M., Kerry, M., and Baish, M.L. (2016). Recommendation for the Entropy Sources Used for Random Bit Generation (Second DRAFT), NIST. NIST Special Publication 800-90B.
[12]
Elbirt "An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists" IEEE Trans. Very Large Scale Integr. Syst. (2001) 10.1109/92.931230
[13]
Badrignans, B., Danger, J.L., Fischer, V., Gogniat, G., and Torres, L. (2011). Security Trends for FPGAS: From Secured to Secure Reconfigurable Systems, Springer. 10.1007/978-94-007-1338-3
[14]
Fischer, V., and Drutarovsky, M. (2003, January 13–15). True random number generator embedded in reconfigurable hardware. Proceedings of the 4th International Workshop, Redwood Shores, CA, USA.
[15]
Dejun "Research of True Random Number Generator Based on PLL at FPGA" Procedia Eng. (2012) 10.1016/j.proeng.2012.01.327
[16]
Johnson "An Improved DCM-based Tunable True Random Number Generator for Xilinx FPGA" IEEE Trans. Circuits Syst. II Express Briefs (2016)
[17]
Kohlbrenner, P., and Gaj, K. (2004, January 22–24). An Embedded True Random Number Generator for FPGAs. Proceedings of the 2004 ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays, Monterey, CA, USA. 10.1145/968280.968292
[18]
Sunar "A Provably Secure True Random Number Generator with Built-In Tolerance to Active Attacks" IEEE Trans. Comput. (2007) 10.1109/tc.2007.250627
[19]
Schellekens, D., Preneel, B., and Verbauwhede, I. (2006, January 28–30). FPGA vendor agnostic true random number generator. Proceedings of the 2006 International Conference on Field Programmable Logic and Applications, Madrid, Spain. 10.1109/fpl.2006.311206
[20]
Jessa, M., and Matuszewski, L. (December, January 30). Enhancing the randomness of a combined true random number generator based on the ring oscillator sampling method. Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, Cancun, Mexico. 10.1109/reconfig.2011.35
[21]
Jessa, M., and Matuszewski, L. (2012, January 18–21). The use of delay lines in a ring-oscillator-based combined true random number generator. Proceedings of the 2012 International Conference on Signals and Electronic Systems, Wroclaw, Poland. 10.1109/icses.2012.6382232
[22]
Loza, S., and Matuszewski, L. (2014, January 11–13). A true random number generator using ring oscillators and SHA-256 as post-processing. Proceedings of the 2014 International Conference on Signals and Electronic Systems, Poznan, Poland. 10.1109/icses.2014.6948739
[23]
Wold, K., and Tan, C.H. (2008, January 3–5). Analysis and enhancement of random number generator in FPGA based on oscillator rings. Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs, Cancun, Mexico. 10.1109/reconfig.2008.17
[24]
Fazili "Next generation QCA technology based true random number generator for cryptographic applications" Microelectron. J. (2022) 10.1016/j.mejo.2022.105502
[25]
Morsali "A process variation resilient spintronic true random number generator for highly reliable hardware security applications" Microelectron. J. (2022) 10.1016/j.mejo.2022.105606
[26]
Saranya "Harvard architecture based post processed True random number generator" Mater. Today Proc. (2021) 10.1016/j.matpr.2021.04.019
[27]
Dong "A chaos-based true random number generator based on OTA sharing and non-flipped folded Bernoulli mapping for high-precision ADC calibration" Microelectron. J. (2021) 10.1016/j.mejo.2021.105259
[28]
Teng "A post-processing method for true random number generators based on hyperchaos with applications in audio-based generators" Front. Comput. Sci. (2020) 10.1007/s11704-019-9120-2
[29]
Serrano "A Fully Digital True Random Number Generator with Entropy Source Based in Frequency Collapse" IEEE Access (2021) 10.1109/access.2021.3099534
[30]
Valtchanov, B., Fischer, V., and Aubert, A. (2009, January 6–8). Enhanced TRNG based on the coherent sampling. Proceedings of the 2009 3rd International Conference on Signals, Circuits and Systems (SCS), Medenine, Tunisia. 10.1109/icscs.2009.5412601
[31]
Marghescu, A., Teseleanu, G., Maimut, D.S., Neacsa, T., and Svasta, P. (2014, January 23–26). Adapting a ring oscillator-based true random number generator for Zynq system on chip embedded platform. Proceedings of the 2014 IEEE 20th International Symposium for Design and Technology in Electronic Packaging (SIITME), Bucharest, Romania. 10.1109/siitme.2014.6967027
[32]
Wieczorek "Dual-metastability FPGA-based true random number generator" Electron. Lett. (2013) 10.1049/el.2012.4126
[33]
Tsai "AES-128 Based Secure Low Power Communication for LoRaWAN IoT Environments" IEEE Access (2018) 10.1109/access.2018.2852563
[34]
Dichtl, M., and Golić, J.D. (2007). Cryptographic Hardware and Embedded Systems CHES 2007, Springer.
[35]
Pieterse, V., and Black, P. (2001). MATH32031: Coding Theory, Available online: https://www.scribd.com/document/83172745/Parity-Check-Matrix#.
[36]
Bassham, L.E., Rukhin, A., Soto, J., Nechvatal, J., Smid, M., Leigh, S., Levenson, M., Heckert, N., and Banks, D. (2001). A Statistical Test Suite for Random and Pseudo-Random Number Generators for Cryptographic Applications, NIST.
[37]
Bhatia "Generation of Truly Random Numbers on a Quantum Annealer" IEEE Access (2022) 10.1109/access.2022.3215500
[38]
Sivaraman "Metastability-Induced TRNG Architecture on FPGA" Iran J. Sci. Technol. Trans. Electr. Eng. (2020) 10.1007/s40998-019-00234-2
[39]
Ring oscillator as confusion – diffusion agent: a complete TRNG drove image security

Rethinam Sivaraman, Sundararaman Rajagopalan, John Bosco Balaguru Rayappan et al.

IET Image Processing 2020 10.1049/iet-ipr.2019.0168
[40]
Sivaraman "FPGA based generic RO TRNG architecture for image confusion" Multimed Tools Appl. (2020) 10.1007/s11042-019-08592-z
[41]
Liu "Cryptanalysis and constructing S-Box based on chaotic map and backtracking" Appl. Math. Comput. (2020) 10.1016/j.amc.2020.125153
[42]
(2023, February 05). Altera, PowerPlay Early Power Estimator User Guide, May, 2015. Available online: https://www.manualsdir.com/models/altera/powerplay-early-power-estimator.html.
[43]
Hassan, H., and Anis, M. (2010). Low-Power Design of Nanometer FPGAs, Morgan Kaufmann.
[44]
Hajji, B., Mellit, A., and Bouselham, L. (2020). A Practical Guide for Simulation and FPGA Implementation of Digital Design, Springer.
Metrics
14
Citations
44
References
Details
Published
Feb 19, 2023
Vol/Issue
11(4)
Pages
1049
License
View
Funding
Ministry of Education and King Abdulaziz University, DSR, Jeddah, Saudi Arabia Award: IFPIP:871-144-1443
Cite This Article
Hemalatha Mahalingam, Sivaraman Rethinam, Siva Janakiraman, et al. (2023). Non-Identical Inverter Rings as an Entropy Source: NIST-90B-Verified TRNG Architecture on FPGAs for IoT Device Integrity. Mathematics, 11(4), 1049. https://doi.org/10.3390/math11041049