Design of an 8‐bit time‐mode cyclic ADC based on macro modeling

Zaniar Hoseini; Kye‐Shin Lee; Chun Ki Kwon

doi:10.1002/cta.2842

journal article Jul 04, 2020

Design of an 8‐bit time‐mode cyclic ADC based on macro modeling

Zaniar Hoseini Kye‐Shin Lee

Chun Ki Kwon

International Journal of Circuit Theory and Applications Vol. 48 No. 11 pp. 1839-1852 · Wiley

View at Publisher Save 10.1002/cta.2842

Abstract

SummaryThis work presents a macro modeling approach for the time‐mode cyclic ADC. The proposed ADC macro model is realized using the time‐to‐voltage converter (TVC) and the voltage‐to‐time converter (VTC) that are the key building blocks of time‐mode ADCs. In addition, the effect of circuit nonidealities and error sources of the time‐mode ADC including parasitic capacitance, current source output resistance, switch on‐resistance, capacitor mismatch, and comparator offset are incorporated in the macro model. The simulation time of the proposed ADC macro model showed 87.1% reduction compared to the all transistor level ADC circuit. As a result, the proposed ADC macro model can facilitate the ADC design and leverage the ADC nonideality analysis. Furthermore, the proposed macro model can be used for ADC calibration scheme development. As a practical design example, the macro model for an 8‐bit time‐mode cyclic ADC has been realized, where the nonideality analysis, design optimization, and calibration scheme development based on the proposed macro model have been demonstrated.

Topics

No keywords indexed for this article. Browse by subject →

References

13

[1]

10.1109/jssc.2002.806263

[2]

10.1109/jssc.2006.884330

[3]

OsakiY HiroseT TsubakiK KurokiN NumaM.A low power single‐slope analog‐to‐digital converter with digital PVT calibration. In: Proceedings of the IEEE International Conference on Electronics Circuits and Systems;2012;Seville:613–616. 10.1109/icecs.2012.6463672

[4]

10.1109/tcsi.2008.2010144

[5]

ZhangG LeeK.SAR ADC using single‐capacitor pulse width to analog converter based DAC. In: Proceedings of the IEEE International Symposium on Circuits and Systems;2012;Seoul:2365–2368. 10.1109/iscas.2012.6271771

[6]

10.1109/19.492800

[7]

10.1109/tim.2005.851085

[8]

10.1109/tcsi.2009.2033532

[9]

PareschiF SettiG RovattiR.A macro model for the efficient simulation of an ADC based RNG. In: Proceedings of the IEEE International Symposium on Circuits and Systems;2005;Kobe:4349–4352.

[10]

HoseiniZ LiQ LeeK.An 8‐bit 500kS/s semi‐digital cyclic ADC with time‐mode residue voltage generation. In: Proceedings of the IEEE Midwest Symposium on Circuits and Systems;2013;Columbus:832–835. 10.1109/mwscas.2013.6674778

[11]

10.1109/jsen.2015.2403132

[12]

10.1109/jssc.2006.875305

[13]

10.1109/tvlsi.2013.2241799

Metrics

3

Citations

13

References

Details

Published: Jul 04, 2020
Vol/Issue: 48(11)
Pages: 1839-1852
License: View

Authors

Z

Zaniar Hoseini

Panasonic Device Solution Lab. (PDSLM) Marlborough Massachusetts USA

K

Kye‐Shin Lee

Department of Electrical and Computer Engineering The University of Akron Akron Ohio USA

C

Chun Ki Kwon

Department of Medical IT Engineering Soon Chun Hyang University Asan‐si Chungnam South Korea

Cite This Article

Zaniar Hoseini, Kye‐Shin Lee, Chun Ki Kwon (2020). Design of an 8‐bit time‐mode cyclic ADC based on macro modeling. International Journal of Circuit Theory and Applications, 48(11), 1839-1852. https://doi.org/10.1002/cta.2842

Design of an 8‐bit time‐mode cyclic ADC based on macro modeling

You May Also Like